Abstract-
I. INTRODUCTION

I
N RECENT years, the performance potential of III-V N-MOSFETs with InAs or composite InGaAs/InAs channels for future CMOS applications has been demonstrated in the planar quantum well (QW) configuration [1] - [3] . As the CMOS IC industry moves into the sub-20 nm technology regime, FinFET technologies have shown significant promise [4] (alongside FDSOI [5] ), and the aspect ratio trapping technique has been shown to enable the integration of high mobility channel materials onto a 300 mm silicon platform in a fin configuration [6] , [7] . Much attention has now turned to tri-gate devices with III-V channels. Significant advances in performance and understanding have been made in this area [8] - [12] , including the first example of a replacement fin III-V FinFET on a 300 mm silicon platform [13] . Electron transport metrics such as injection velocity improve with increasing In mole fraction x in In x Ga 1−x As approaching 4·10 7 cm/s for InAs [2] making an InAs channel particularly attractive for N-FETs.
We have previously demonstrated a planar InAs QW N-MOSFET technology [1] , using MBE-grown device heterostructures lattice-matched to InAs substrates with 6.06 Å lattice constant with electrostatically induced extensions [14] , [15] and incorporating NiInAs source-drain (S-D) contacts [16] . The planar device heterostructure comprised the InAs channel layer, an In 0.05 Al 0.95 As 0.20 Sb 0.80 wide bandgap buffer layer to provide quantum confinement of the electrons to the channel and to isolate the channel from the conducting InAs substrate. A major concern when patterning narrow fin features in such a material system is the rapid and uncontrolled oxidation of Al-containing layers of Sb-based semiconductors on exposure to ambient conditions (or, worse, oxidizing or etching chemistries) [17] . Furthermore, isolation schemes are somewhat difficult to realize in 6.06 Å N-MOSFET technologies, due to the natural propensity of exposed InAs surfaces to conduct without proper passivation. Although the chosen material system poses tremendous challenges it is the only option to implement defect-free InAs fins of relevant height in a top-down etch process due to relaxation of InAs on semiinsulating InP substrate for thicknesses exceeding 4-5 nm.
In this work, we developed and integrated the growth of an etch stop layer for a fin etch, consisting of 7 nm of pseudomorphically strained InAlAs between the channel and the buffer (Figure 1(a) ), without which structural and electrical integrity of the nm-scale InAs fins could not be maintained. A process flow for depositing the high-k dielectric on {100} and {110} InAs surfaces was thus developed. We present successful demonstration of FinFETs with InAs channel and H fin = 20 nm, fabricated on lattice-matched epi-layers for lowdefectivity channel material and optimum performance. As the first devices of this kind, performance is degraded compared to the scaled and optimized planar technology in [1] . This is primarily due to surface passivation of the fin sidewalls, and process challenges and resulting limitations related to the highly reactive buffer layer, issues which are discussed below.
II. PROCESSING
The layer structure in Figure 1 (a) was grown by MBE on a p-doped InAs substrate. A 500 nm thick, wide bandgap buffer of lattice-matched, un-doped In 0.05 Al 0.95 As 0.20 Sb 0.80 was grown [15] to isolate the 20 nm un-doped InAs active layer, whose thickness ultimately determines the fin height, from the conducting substrate. The quaternary InAlAsSb was employed in preference to the ternary AlAsSb because it presented several improvements: top interface flatness with 0741-3106 © 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. active layers above it, process and composition repeatability at the epitaxy stage, and increased oxidation resistance. Between the 20 nm InAs active layer and the 500 nm wide bandgap buffer, a pseudo-morphically strained In 0.75 Al 0.25 As layer was inserted, the composition of which was chosen to maximize the thickness of the layer while still providing confinement of the carriers at the back side of the fin channel. The active area (fin and S-D regions) was patterned using HSQ resist and electron beam lithography (EBL). An inductively coupled plasma (ICP) CH 4 :H 2 :Cl 2 :O 2 etch process was used to etch the fins, stopping in the InAlAs layer, maintaining acceptable sidewall profile and minimizing HSQ etch mask consumption. In this process step, care was required to avoid exposing the underlying InAlAsSb buffer layer. Following this, the HSQ was removed using a low power SF 6 RIE step. InAs active layer surface preparation was conducted by removing the native oxide before controlled oxygen termination [18] followed by ALD deposition of a 5 nm ZrO 2 layer to form the gate dielectric. A Pd gate metal contact was then defined by EBL of a PMMA bilayer, electron beam evaporation (e-beam) and lift-off. Silicon nitride spacers were then fabricated using an ICP-CVD SiN x deposition process and an SF 6 :N 2 RIE process [19] . The high-k layer was then etched self-aligned to the gate and spacer using a SiCl 4 RIE process. Source regions were defined in a two-step process using the scheme described in [15] . First, EBL was used to define NiTi contacts which were annealed to form a low resistivity NiInAs metallic phase. Then, a TiAu contact layer to the NiInAs was defined by EBL and lift-off , Finally a 50 nm SiN x layer was deposited as encapsulation and to form electrostatically induced extensions by pinning the surface Fermi energy inside the conduction band, thus inducing a sheet charge in the InAs QW. A schematic of the full process flow is shown in Figure 1(b) .
III. RESULTS AND DISCUSSION
An SEM image of a typical device prior to contact processing is shown in Figure 2(a) , where the fins, gate and S-D regions can be seen. The spacer region formed at the edge of the gate metallization is also visible. The AFM scan of Figure 2 (b) more clearly shows the 10 fins between the source-drain regions. A TEM cross-section of the intrinsic device is shown in Figure 3 . A lower magnification image where the 10 fin array is clearly visible is given in Figure 3(a) , showing the PdAu gate metallization, the buffer layer and the substrate. A high magnification image of the cross-section of one fin is shown in Figure 3 (b). The InAs fin height H fin = 20 nm and average width W fin = 25 nm. Evidence of some over-etch into the InAlAs etch stop layer during fin formation can be seen. A small degree of rounding at the top of the fin suggests partial consumption of the hard mask and the slightly sloping sidewalls are indicative of the trade-off between etch depth control (to stop in the InAlAs layer) and etch process anisotropy [20] .
In this study, InAs FinFET devices with fin widths between 25-35 nm were realized. Each device comprised 10 fins, each of which were of height H fin = 20 nm, and the gate length, L g = 1 μm. The source-drain regions were 3 μm wide, and the length of the un-gated fin extension and source-drain extensions were both 50 nm, giving a total gate-to-source distance of 100 nm. The access resistance of the device (the extrinsic resistance), not accounting for the un-gated fin extensions was measured to be R acc = 230 ·μm, based on evaluation of a TLM series of planar structures without gates and without any fin etch between the contacts. For the high-k gate stack, the EOT = 1.2 nm. between on-state performance of the two devices can be attributed to processing induced effects in the extrinsic sourcedrain regions. After high-k etch on the narrower fins, some of the conducting volume is lost because of the over-etch required to ensure complete removal of the high-k in the S-D region Thus a higher g m,ext but degraded subthreshold slope is observed in the W fin = 35 nm device and a reduced g m,ext but better subthreshold slope is obtained for the W fin = 25 nm device.
Sub-threshold performance is degraded compared to the planar technology in [1] due to (a) higher D it of the nonoptimized high-k interface related to the RIE fin etch process and the {100}, {110} surfaces on the fin, and (b) process challenges and resulting limitations related to the highly reactive buffer layer. On-state performance is degraded compared to the planar technology [1] due to the higher access resistance. For comparison of this work with published state-of-the-art devices, Table I benchmarks key parameters for III-V FinFETs.
IV. CONCLUSION
We report on the fabrication process flow and results from the first demonstration of an unstrained InAs FinFET with H fin = 20 nm. Measured g m,peak = 1420 μS/μm is comparable to that obtained for planar InAs channel devices [22] with identical L g = 1 μm and similar EOT (1.2 vs. 1.0 nm) suggesting that electron transport properties such as field effect mobility in fins of dimensions in the 25-35 nm range match planar InAs technology.
